This paper describes the integration of surface micromachining with polysilicon and a standard CMOS process with aluminium gates. A demultiplexer circuit for addressing a micromachined mirror out of a line of eight mirrors is realized as example. 'The mirrors are electrostatically deflectable with driving voltages of about 20 \I. A diffused pwell is used as counter electrode. Due to the properties of the applied p-well CMOS process with aluminium gates a complete integration of the CMOS process and the surface micromachining is necessary. The applied process is described.
INTRODUCTION
Recently there has been a growing interest in micromachined sensors and actuators, as the integration of such devices in standard integrated circuits would enable complete microsystems. Surfacte micromachining i:; a promising technology in the field of actuators and therefore several solutions for the integration with standard integrated circuits have been proposed. A digital mirror device with integrated underlying address circuitry has beem presented by Hornbeck [ 11. Aluminium is the mechanical material in this device.
Also polysilicon is a very interesting material due to its mechanical properties and numerous mech,anical applications have been announced. But the integraition of micromachining with polysilicon is more complicated in the case of integrated circuits with aluminium metallization. Bustillo et al. have preferred a tungsten metallization and the polysilicon micromachining steps can be done after finishing the electrical circuitry [2] .
Biebl et al. have suggested surface micromachining with polysilicon compatible to a CMOS process [ 3 ] . This process uses the field oxide of the process with a thickness of 0.65 pm as sacrificial layer. This way is applicable in the 'field of sensors if the space between substrate and microstructure need not to be greater then 1 pm. If mirrors for light deflection are desired the space must be about 2 pm.
Jaecklin et al. have been active in the field of torsional micromirrors using polysilicon surface micromachining [4] . They introduced line addressable micromirrors. A polysilicon address electrode has been placed under the mirrors. Aluminium has been used as metallization in [3] and A gold metallization for the bonding pads in a combination with polysilicon as circuit interconnect layer has been proposed by Putty at al. [SI.
In the present work a process is presented that permits the on chip integration of polysilicon microstructures and a CMOS addressing circuit. This process combines two technologies; surface micromachining with polysilicon presented in [6] and an existing CMOS process with aluminium metallization known from [7] .
[41. to create the p-well, the p+-diffusion (predeposition with B2H6 and drive-in diffusion at 1000 "C) to create the drain and source regions of the p-channel enhancement MOSFETs, and the n+-diffusion (predeposition using POC1, followed by a drive-in at 1050 "C) for defining the drain and source of the n-channel enhancement MOSFFiTs. The standard process stops at this point and the additional micromachining steps follow. The processing steps for surface micromachining with polysilicon were discussed in [6] . Some deviations are necessary to realize the integration.
TECHNOLOGY
The whole wafer is covered by a reactively sputtered siliconnitride layer in the next step. This layer serves as insulator between the substrate and electrostatically driven mirrors if non-integrated micromachining is desired. In the case of complete integration the siliconnitride layer provides a sufficient protection of the field oxide created during the CMOS process. This oxide would be attacked by buffered HF (BHF) that is used for patterning the sacrificial layer oxide. A 2 pm APCVD oxide layer deposited on the siliconnitride is applied as sacrificial layer material. During the pattering of the sacrificial layer the etching stops at the siliconnitride. The nitride is used as additional insulator below the microstructures. However it has to be removed from the CMOS circuit region (see Fig. 1 ). This is done by applying a photolitographic step followed by dry etching. The deposition of LPCVD polysilicon at 630 "C follows after patterning the nitride. The polysilicon has to be doped because electrostatic excitation of the mirrors was chosen. An ion implantation of Phosphorus at 100 keV and a dose of 5~1 0 l~c m .~ was used for doping. A drive in at 900 OC was added resulting in a resistivity of the polysilicon layer of about 100 O/O. Next the patterning of the polysilicon by dry etching follows to define the shape of the microstructures. The gate oxidation and the metallization with aluminium complete the process.
During the release etch the CMOS circuit and the aluminium interconnections have to be protected by a photoact together with the A2/A2. MOSFETs as inverters. The applied switching voltage must be negative due to the use of PMOS transistors. 
DESIGN OF THE MICROSTRUCTURES
Different mirror designs are combined on the chip. An example for an deflectable mirror with a reflective area of 66 ym x 40 pm is shown in Figure 3 . 
CIRCUIT DESIGN
A line of 8 mirrors has to be addressed in a first approach. A voltage of about 20 V that is sufficient for the deflection of a torsional mirror [6] has to be applied to one mirror of the line. Therefore a demultiplexer from 1 to 8 was chosen as the driving circuit. The circuit consists of 14 switching transistors as shown in Figure 2 . The addressing signals AO, A l , and A2 as well as the inverted signals are made available from three CMOS inverters on the chip. The switching voltage is applied to both electrodes of the mirror sketched as capacitor in the circuit diagram. MOSFETs with shorted gates are arranged parallel to each mirror capacitance to charge and discharge it. These resistors m The mechanical prloperties of these mirrors were discussed in [6] . A variation of the design in [order to reduce the etching time in BHF for the final release etch of the microstructures is the addition of etch access holes in the mirrors. Figure 5 shows a micrograph of the chip during processing. The interconnects to the mirrors are made of aluminium in this chip. The function of the transistors was checked after the metallization step. Figure 6 shows a typical output characteristic of a PMOS transistor. No breakthrough voltage can be observed below -40V so the necessary switching voltage of -20V can be applied.
EXPERIMENTAL RESUETS
The influence of the: photoresist protecting layer on the behaviour of the transistors was investi,gated and no changes were observed between the characteristics of the transistors before the deposition of photoresist and after the removal. 
DISCUSSION
The paper shows the possibility of the complete integration of polysilicon micromachining with CMOS circuits. The presented integration method is an approach toward a more advanced integration of polysilicon micromachining and CMOS processes with aluminium metallization.
The proposed process does not affect the mechanical properties of the microstructures. The influence of the additional micromachining steps on the electrical properties of the integrated circuit will be investigated.
A different option for the deflection of the mirrors is the driving method proposed in [SI. Using a combination of diffused diode structures and polysilicon interconnects the areas of micromachining and CMOS circuit can be designed more independently. Then the driving voltage can be applied to the diode below the mirror. Experiments with the torsional mirrors showed that the mechanical properties are not influenced by using the diffused diodes for addressing.
